Question d’entretien chez Apple

STA, Synthesis Flow, Verilog code for divide by 3 clock, basic data structures, placement routing algorithms, Transistor models, equations of current in saturation mode, low power techniques, some behavioral questions.