Question d’entretien chez Qualcomm

transistor sizing for a NAND gate