Question d’entretien chez Avalent Technologies

design a state machine and write Verilog code.