Question d’entretien chez Qualcomm

Write a FIFO architecture in Verilog