Question d’entretien chez Synopsys
What is Continuous Assignment in verilog?
Réponse à la question d'entretien
Utilisateur anonyme
26 avr. 2024
Continuous Assignment is a way to continuously assign values to a wire or reg in Verilog. It is typically used for describing combinational logic and is specified using the assigned keyword.