Question d’entretien chez AMD

System verilog constraint and assertion