Question d’entretien chez SIMEN

Design verification tools, UVM, testing tool, random, systems Verilog concept.