Question d’entretien chez NVIDIA

implement a nand gate using mux two to one